

CLAIMS

- 1 1. An integrated circuit comprising:
2 a register file bit comprising:
3 a first latch having a data input and a data output;
4 a second latch having a data input and a data output;
5 a feedback path from the data output of the second latch to the data input
6 of the first latch; and
7 a context switch mechanism that causes the data on the data output of the
8 first latch to be written to the second latch, and that causes the data on the data
9 output of the second latch to be written to the first latch.
- 1 2. The integrated circuit of claim 1 wherein the context switch mechanism comprises
2 a swap signal coupled to the first latch.
- 1 3. The integrated circuit of claim 1 wherein the context switch mechanism comprises
2 a delay element between the data output of the first latch and the data input of the second
3 latch.
- 1 4. The integrated circuit of claim 1 wherein the context switch mechanism comprises
2 a delay element in the feedback path.
- 1 5. The integrated circuit of claim 1 wherein the context switch mechanism comprises
2 at least one clock signal that latches data on the data input of the first latch to the data
3 output of the first latch and at least one clock signal that latches data on the data input of
4 the second latch to the data output of the second latch.

1 6. The integrated circuit of claim 1 further comprising a plurality of write ports on
2 the data input of the first latch.

1 7. The integrated circuit of claim 1 further comprising a plurality of read ports on the
2 data output of the first latch.

1 8. An integrated circuit comprising:
2 a register file bit comprising:
3 a first latch having a data input with a plurality of write ports and a data
4 output with a plurality of read ports;
5 a second latch having a data input and a data output, wherein the data
6 output of the first latch is coupled to the data input of the second latch through a
7 first delay element;
8 a feedback path from the data output of the second latch to the data input
9 of the first latch, the feedback path including a second delay element; and
10 a swap signal coupled to the first latch that causes the data on the data
11 output of the first latch to be written to the second latch, and that causes the data
12 on the data output of the second latch to be written to the first latch.

- 1 9. An integrated circuit comprising:
2 a register file bit comprising:
3 a primary latch having a data input and a data output;
4 a plurality of secondary latches each having a data input and a data output;
5 a feedback path from the data output of the plurality of secondary latches
6 to the data input of the first latch, the feedback path including a data selection
7 mechanism for selecting one data output from the plurality of secondary latches to
8 feed back to the data input of the first latch; and
9 a context switch mechanism that causes the data on the data output of the
10 primary latch to be written to a selected one of the plurality of secondary latches,
11 and that causes the data on the data output of the selected one secondary latch to
12 be written to the primary latch.
- 1 10. The integrated circuit of claim 9 wherein the context switch mechanism comprises
2 a swap signal coupled to the primary latch.
- 1 11. The integrated circuit of claim 9 wherein the context switch mechanism comprises
2 a delay element between the data output of the primary latch and the data inputs of the
3 plurality of secondary latches.
- 1 12. The integrated circuit of claim 9 wherein the context switch mechanism comprises
2 a delay element in the feedback path.
- 1 13. The integrated circuit of claim 9 wherein the context switch mechanism comprises
2 at least one clock signal that latches data on the data input of the primary latch to the data
3 output of the primary latch and at least one clock signal that latches data on the data input
4 of a secondary latch to the data output of the secondary latch.

1 14. The integrated circuit of claim 9 further comprising a plurality of write ports on
2 the data input of the primary latch.

1 15. The integrated circuit of claim 9 further comprising a plurality of read ports on the
2 data output of the primary latch.

- 1 16. A method for performing a fast context switch in a register file, the method
2 comprising the steps of:
3 (A) providing a register file bit that stores first and second bit values;
4 (B) when a context switch is required, swapping the first and second bit values.
- 1 17. The method of claim 16 wherein the swapping of the first and second bit values
2 occurs in a single clock cycle.
- 1 18. The method of claim 16 wherein the register file bit comprises a first latch that
2 stores the first value and a second latch that stores the second value, the first latch
3 including a plurality of write ports and a plurality of read ports, the register file bit further
4 including a feedback path that allows the first and second bit values in the first and
5 second latches to be swapped.

- 1 19. A method for performing a fast context switch in a register file, the method
2 comprising the steps of:
- 3 (A) storing a first value in a first latch of the register file;
 - 4 (B) moving the first value in the first latch to a second latch;
 - 5 (C) storing a second value in the first latch of the register file; and
 - 6 (D) activating a context switch signal that causes the second value in the first latch
7 to be stored in the second latch, and that causes the first value in the second latch to be
8 stored in the first latch.
- 1 20. The method of claim 19 wherein the activation of the context switch signal in step
2 (D) causes the context switch to occur in a single clock cycle.

- 1 21. A method for performing a fast context switch in a register file that includes a
2 primary latch and a plurality of secondary latched, the method comprising the steps of:
3 (A) for each of the plurality of secondary latches, performing the steps of:
4 (A1) storing a value in the primary latch that corresponds to a selected
5 thread;
6 (A2) moving the value in the primary latch to a secondary latch;
7 (B) storing a value in the primary latch that corresponds to an active thread;
8 (C) selecting one of the secondary latches for performing a context switch with
9 the primary latch; and
10 (D) performing a context switch between the primary latch and the selected one
11 secondary latch that causes the value in the primary latch to be stored in the selected one
12 secondary latch, and that causes the value in the selected one secondary latch to be stored
13 in the primary latch.
- 1 22. The method of claim 21 wherein the context switch performed in step (D) occurs
2 in a single clock cycle.

* * * * *